

Alpha Microelectronics Corp.

AM8EB051A Data Sheet

佑華微電子股份有限公司

新竹市光復路二段 295 號 9 樓之 1 號 電話: 03-573 6660 傳真: 03-573 6661 www.ealpha.com.tw

Alpha Microelectronics Corp.

9F-1, 295, Sec. 2, Kuang Fu Rd., Hsinchu, Taiwan Tel : +886-3-573 6660 Fax: +886-3-573 6661 www.ealpha.com.tw



Revision History

Rev	Date	Description	Page
1.00	2006/3/9	Original.	-
1.10	2009/4/10	1. Add description of operating voltage range.	4
		2. Amend operating temperature range.	4, 42
		3. Amend description of SBCAR instruction.	39





Table of Contents

1.	Gene	eral Description	4				
	1.1	Features	4				
	1.2	Block Diagram	5				
	1.3	Pin Assignment	6				
	1.4	Pin Description	7				
2.	Mem	ory Organization	8				
	2.1	Program Memory Organization					
	2.2	Data Memory Map					
3.	Fund	ctional Descriptions	9				
	3.1	General Function Registers	9				
	3.2	I/O Control Registers (Addressed by IOST, IOSTR Instruction)	13				
	3.3	Special Function Registers (Addressed by SFUN, SFUNR Instruction)					
	3.4	RESET	17				
	3.5	I/O Ports	19				
	3.6	Real Time Clock (TIMER0) and Watchdog Timer					
		3.6.1 Timer0	21				
		3.6.2 Watchdog Timer (WDT)	21				
		3.6.3 Prescaler	21				
		3.6.4 Switching Prescaler Assignment	21				
	3.7	Oscillator Configuration	22				
		3.7.1 IRC Mode					
		3.7.2 EXT-R Mode					
		3.7.3 LF-XTAL, XTAL, HF-XTAL Mode					
		3.7.4 ERC Mode					
	3.8	Interrupts					
		3.8.1 External INT Interrupt					
		3.8.2 Timer0 Interrupt					
		3.8.3 Port B Input Change Interrupt					
		3.8.4 Watchdog Timer out Interrupt					
	3.9	Power-Down Mode (Sleep)					
		3.9.1 Wake-up from SLEEP Mode					
	3.10	Configuration Word					
4.	Instr	Instruction Set					
5.	Elec	Electrical Characteristics					
	5.1	Absolute Maximum Rating					
	5.2	DC Characteristics (Top = 25°C)	42				
6.	Orde	ering Information					



1. General Description

The AM8EB051A is a family of low-cost, high speed, high noise immunity and EPROM-embedded 8-bit CMOS micro-controllers. It employs a RISC architecture with only 55 instructions. All instructions are single cycle except for program branches that take two cycles. The AM8EB051A provides powerful and easy useful instruction sets that can directly or indirectly address its register files and data memory.


1.1 Features

- Wide operating voltage range:
 - Four oscillator periods: 2.0 ~ 5.5V at 32kHz, 2.2 ~ 5.5V at DC-4MHz, 2.6 ~ 5.5V at DC-20MHz.
 - Two oscillator periods: 2.0 ~ 5.5V at 32kHz, 2.2 ~ 5.5V at DC-8MHz, 10MHz-16MHZ, 20MHZ not used.
- Wide operating frequency range: 32kHz ~ 20MHz.
- Wide operating temperature range: 0°C ~ 70°C.
- ROM: 1K x 14 bits.
- RAM: 48 x 8 bits.
- Selectable oscillator options:
 - IRC: Internal Resistor and Capacitor Oscillator.
 - EXT-R: External Resistor and internal Capacitor Oscillator.
 - ERC: External Resistor and Capacitor Oscillator.
 - LF-XTAL: Low Frequency Crystal Oscillator.
 - XTAL: Crystal / Resonator Oscillator.
 - HF-XTAL: High Frequency Crystal / Resonator Oscillator.
- 6-level deep hardware stack.
- Total 55 single word instructions.
- All instructions are single cycle except for program branches which are two-cycle.
- Direct, indirect addressing modes for data accessing.
- All ROM area LGOTO instruction, all ROM area subroutine LCALL instruction.
- 8-bit real time clock / counter (Timer0) with 8-bit programmable prescaler.
- On chip Watchdog Timer (WDT) with internal oscillator for reliable operation and software Watchdog enable / disable control.
- Internal Power-on Reset (POR).
- Built-in Low Voltage Reset (LVR).
- Power-up Reset Timer (PWRT) and Oscillator Start-up Timer (OST).
- SLEEP mode function to reduce power consumption.
- I/O ports PB with independent direction control.



- Software I/O pull-high / pull-down or open-drain control.
- One IR carrier output (38k / 57kHz).
- Four Interrupt source:
 - Timer0 overflow.
 - PB input change.
 - External Interrupt Pin.
 - Watchdog time out Interrupt (If this function is enabled by programming the configuration word.).
- Wake-up from SLEEP by external INT pin, Port B input change, WDT reset or WDT interrupt.
- Programmable Code Protection.

1.2 Block Diagram





1.3 Pin Assignment

PB7 PB6 10 1 Vss VDD 9 2 PB0/INT PB5/Xin/Rin 8 3 PB1/IR PB4/Xout 4 7 PB2/RTCC PB3/Reset 6 5 VDD 1 2 PB6 3 PB5/Xin/Rin 10 4 PB4/Xout PB7 5 PB3/Reset 9 VSS PBO/INT 8 7 PB1/IR PB2/RTCC 6



1.4 Pin Description

Name	ATTR.	Function
PB0 / INT	I/O	Bi-directional PB0. External interrupt input.
PB1 / IR	I/O	Bi-directional PB1. IR carrier output.
PB2 / RTCC	I/O	Bi-directional PB2. Input pin of real time counter / clock.
PB3 / Reset	I/O	Bi-directional PB3. Input pin for device reset. If this pin is low, the device is reset.
PB4 / Xout	I/O	X'TAL type: Output terminal of crystal oscillator. EXT-R or ERC type: This pin can output instruction clock. IRC type: Bi-directional PB4, or this pin can output instruction clock.
PB5 / Xin / Rin	I/O	X'TAL type: Input terminal of crystal oscillator. EXT-R type: External resistor for EXT-R oscillator. ERC type: Input pin of external RC oscillator. IRC type: Bi-directional PB5.
PB6	I/O	Bi-directional PB6.
PB7	I/O	Bi-directional PB7.
Vdd	-	Power supply.
Vss	-	Ground.




2. Memory Organization

AM8EB051A memory is organized into program memory and data memory.

2.1 Program Memory Organization

The AM8EB051A has a 10-bit Program Counter (PC) capable of addressing a 1K×14 bit program memory space. The RESET vector of the AM8EB051A is at 000h; the INT instruction software interrupt vector is at 001h; the Global hardware interrupt vector is at 008h. AM8EB051A supports all ROM area LCALL / LGOTO instructions without page.

FIGURE 2.1: Program Memory Map and STACK





2.2 Data Memory Map

Data memory includes General Function Registers and General Storage Registers. The Data Memory is accessed either directly or indirectly through the FSR register.

Address	Description
00h	Indirect Addressing Register
01h	Timer0
02h	PCL
03h	STATUS
04h	FSR
06h	PortB
0Fh	Interrupt Status Register
10h ~ 3Fh	General Storage Register

TABLE 2.1: Registers File Map for AM8EB051A

3. Functional Descriptions

3.1 General Function Registers

• INAR (Indirect Address Register): R0


R0 is not a physically implemented register. It is used as an indirect addressing pointer. Any instruction accessing this register can access data pointed by FSR (R4).

• Timer0 (8-bit real-time clock / timer): R1

This register increases by an external signal edge applied to RTCC pin, or by internal instruction cycle. It can be read or written as any other register.


• PCL (Low Byte of Program Counter): R2

This register increases itself every instruction cycle, except the following condition shown in Figure below.





For change content of PCL register instruction where the PCL register is the destination, the Bit5 of the Status register will provide data to A9 of the Program Counter, the A8 of the Program Counter is always cleared. The configuration is shown in the following figure:



• STATUS (Status Register): R3

The content of R3 is listed in Table below.

TABLE 3.1: STATUS Register

Bit	Symbol	Description
		Carry / borrow bit
		ADD = 1, A carry occurred.
0	С	= 0, A carry did not occur.
		SUB = 1, A borrow did not occur.
		= 0, A borrow occur.
		Half carry / half borrow bit
		ADD = 1, A carry from the 4th low order bit of the result occurred.
1	DC	= 0, A carry from the 4th low order bit of the result did not occur.
		SUB = 1, A borrow from the 4th low order bit of the result did not occur.
		= 0, A borrow from the 4th low order bit of the result occurred.
2 Z	z	Zero bit = 1, The result of a logic operation is zero.
2	2	= 0, The result of a logic operation is not zero.
3		Power down flag bit = 1, After power-up or by the CLRWDT instruction.
3	PD	= 0, By the SLEEP instruction.
	то	Time overflow flag bit = 1, After power-up or by the CLRWDT or SLEEP instruction.
4	то	= 0, A WDT time-overflow occurred.
		Program Page Pre-select Bit
5	PA0	PA0 = 0, Program Page 0 (000h ~ 1FFh).
		PA0 = 1, Program Page 1 (200h ~ 3FFh).
6	-	General purpose R/W bits.
7	RST	= 1, Wake-up from sleep mode by Port B input change interrupt.



• FSR (File select register pointer): R4

Bit 0~5 are used to select up to 64 registers (address: 00h~3Fh) in the indirect addressing mode; Bit 6~7 are not used and always read "1" shown in the following Figure:

					0 0		
1	1	B5	B4	B3	B2	B1	B0

00h	INAR	
01h	Timer0	
02h	PCL	
03h	STATUS	
04h	FSR	•
06h	PortB	
0Fh	Interrupt Status Register	
10h ~ 3Fh	SRAM	

Indirect Addressing Mode location select

• PORT B: R6

PB7 : PB0, bi-directional I/O Register.

• Interrupt Status Register: RF

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	WDTIF				EXIF	PBIF	TOIF

* Bit 0 (T0IF) : Timer0 overflow interrupt flag. Set "1" when the Timer0 overflow, reset by software.

* Bit 1 (PBIF) : PortB input change interrupt flag. Set "1" when PortB input change, reset by software.

* Bit 2 (EXIF) : External INT pin interrupt flag. Set "1" when External INT pin interrupt, reset by software.

* Bit 3 ~ 5 : Not used.

* Bit 6 (WDTIF) : Watchdog timer out interrupt flag. Set "1" when watchdog time out interrupt, reset by software.

* Bit 7 : Not used.

R10 ~ R3F

R10 ~ R3F are general storage registers.



• T0MODE REGISTER

Bit	Symbol	Description							
		Bit value			Timer rate	WDT reset rate	WDT INT rate		
		0	0	0	1:2	1:1	1:2		
		0	0	1	1:4	1:2	1:4		
		0	1	0	1:8	1:4	1:8		
2-0	PS2:PS0	0	1	1	1 : 16	1:8	1 : 16		
		1	0	0	1 : 32	1 : 16	1 : 32		
		1	0	1	1 : 64	1 : 32	1 : 64		
		1	1	0	1 : 128	1 : 64	1 : 128		
		1	1	1	1 : 256	1 : 128	1 : 256		
	PSC	Pres	caler	assign	bit				
3		= 0, Timer0.							
		= 1,	WDT.						
		Time	er0 so	urce si	gnal edge select b	it			
4	TE	= 0, Increment when low-to-high transition on RTCC pin for TIM0.							
		= 1, Increment when high-to-low transition on RTCC pin for TIM0.							
		Timer0 source signal select bit							
5	TS	= 0, Internal instruction clock cycle.							
		= 1,	Trans	ition o	n RTCC pin.				
		Inter	rupt e	enable	flag (Read Only)				
6	INTF	= 0, masked by DISI or hardware interrupt.							
		= 1, enabled by ENI / RETIE instructions.							
		Inter	rupt e	edge se	elect bit				
7	INTEDG	= 0,	interr	upt on	falling edge of INT	pin.			
		= 1, interrupt on rising edge of INT pin.							

TOMODE is a readable / writable register and the content is listed in the following Table.

* The first WDT Interrupt is 1/2 period after executing Reset function or CLRWDT instruction when the Prescaler is assigned to Watch Dog Timer.



•

3.2 I/O Control Registers (Addressed by IOST, IOSTR Instruction)

Control PortB I/O Mode Register: F6 (PortB)

	The F6 register is both readable and writable.									
	= 0, the relative I/O	pin is in output mode.								
	= 1, the relative I/O pin is in input mode.									
•	PortB Input Chang	ge Interrupt Control Register: F9								
	The F9 register is both readable and writable.									
	* Bit 0 (PBEI0) :	= 0, Disable the input change interrupt function of PB0 pin.								
		= 1, Enable the input change interrupt function of PB0 pin.								
	* Bit 1(PBEI1):	= 0, Disable the input change interrupt function of PB1 pin.								
		= 1, Enable the input change interrupt function of PB1 pin.								
	* Bit 2 (PBEI2) :	= 0, Disable the input change interrupt function of PB2 pin.								
		= 1, Enable the input change interrupt function of PB2 pin.								
	* Bit 3 (PBEI3) :	= 0, Disable the input change interrupt function of PB3 pin.								
		= 1, Enable the input change interrupt function of PB3 pin.								
	* Bit 4(PBEI4):	= 0, Disable the input change interrupt function of PB4 pin.								
		= 1, Enable the input change interrupt function of PB4 pin.								
	* Bit 5(PBEI5):	= 0, Disable the input change interrupt function of PB5 pin.								
		= 1, Enable the input change interrupt function of PB5 pin.								
	* Bit 6 (PBEI6) :	= 0, Disable the input change interrupt function of PB6 pin.								
		= 1, Enable the input change interrupt function of PB6 pin.								
	* Bit 7(PBEI7):	= 0, Disable the input change interrupt function of PB7 pin.								
		= 1, Enable the input change interrupt function of PB7 pin.								

• Prescaler of Timer0 and WDT Counter Register: FA

The FA register is readable.

The content of FA is the value of Prescaler Counter.

• Pull Down Control Register: FB

The FB register is both readable and writable.

* Bit 0 (/PDB4) :	= 0, Enable the internal pull-down of PB4 pin.
	= 1, Disable the internal pull-down of PB4 pin.
* Bit 1 (/PDB5) :	= 0, Enable the internal pull-down of PB5 pin.
	= 1, Disable the internal pull-down of PB5 pin.
* Bit 2 (/PDB6) :	= 0, Enable the internal pull-down of PB6 pin.
	= 1, Disable the internal pull-down of PB6 pin.
* Bit 3 (/PDB7) :	= 0, Enable the internal pull-down of PB7 pin.
	= 1, Disable the internal pull-down of PB7 pin.

-

•

.

* Bit 4 (/PDB0) :	= 0, Enable the internal pull-down of PB0 pin.
	= 1, Disable the internal pull-down of PB0 pin.
* Bit 5 (/PDB1) :	= 0, Enable the internal pull-down of PB1 pin.
	= 1, Disable the internal pull-down of PB1 pin.
* Bit 6 (/PDB2) :	= 0, Enable the internal pull-down of PB2 pin.
	= 1, Disable the internal pull-down of PB2 pin.
* Bit 7 (/PDB3) :	= 0, Enable the internal pull-down of PB3 pin.
	= 1, Disable the internal pull-down of PB3 pin.
Open Drain Contr	ol Register: FC
The FC register is t	ooth readable and writable.
* Bit 0 (ODB0) :	= 0, Disable the internal open-drain of PB0 pin.
	= 1, Enable the internal open-drain of PB0 pin.
* Bit 1(ODB1):	= 0, Disable the internal open-drain of PB1 pin.
	= 1, Enable the internal open-drain of PB1 pin.
* Bit 2 (ODB2) :	= 0, Disable the internal open-drain of PB2 pin.
	= 1, Enable the internal open-drain of PB2 pin.
* Bit 3 : General reg	gister read / write bit.
* Bit 4 (ODB4) :	= 0, Disable the internal open-drain of PB4 pin.
	= 1, Enable the internal open-drain of PB4 pin.
* Bit 5 (ODB5) :	= 0, Disable the internal open-drain of PB5 pin.
	= 1, Enable the internal open-drain of PB5 pin.
* Bit 6 (ODB6) :	= 0, Disable the internal open-drain of PB6 pin.
	= 1, Enable the internal open-drain of PB6 pin.
* Bit 7 (ODB7) :	= 0, Disable the internal open-drain of PB7 pin.
	= 1, Enable the internal open-drain of PB7 pin.
Pull High Control	Register: FD

The FD register is both readable and writable.

* Bit 0 (/PHB0) :	= 0, Enable the internal pull-high of PB0 pin.
	= 1, Disable the internal pull-high of PB0 pin.
* Bit 1 (/PHB1) :	= 0, Enable the internal pull-high of PB1 pin.
	= 1, Disable the internal pull-high of PB1 pin.
* Bit 2 (/PHB2) :	= 0, Enable the internal pull-high of PB2 pin.
	= 1, Disable the internal pull-high of PB2 pin.
* Bit 3 : General re	gister read / write bit.
* Bit 4 (/PHB4) :	= 0, Enable the internal pull-high of PB4 pin.
	= 1, Disable the internal pull-high of PB4 pin.



• System Control Register: FE

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTE	EIS	LVRE		LPRE	CONC		

The FE register is both readable and writable.

* Bit 0 ~ 1 : Not used.

* Bit 2 (CONC) : = 1, Enable Constant Sink Current Mode of PB1 / IR pin.

PB1 / IR Pin will provide constant output-low-sink current about 40mA when PB1 / IR pin is configured as output mode.

- = 0, Disable Constant Sink Current Mode of PB1 / IR pin.
- * Bit 3 (LPRE) : = 1, Enable Low Power reset.
 - = 0, Disable Low Power reset.

* Bit 4 : Not used.

* Bit 5 (LVRE) :	= 1, Enable low voltage reset (Precise Low voltage reset selection by configuration word.).
	= 0, Disable low voltage reset (Precise Low voltage reset selection by configuration word.).
* Bit 6 (EIS) :	= 1, External interrupt pin is selected. The I/O control bit of PB0 (bit 0 of F6) must
	be set to "1", the status of INT pin can be read by reading PortB.
	= 0, PB0 is bi-directional I/O pin.
* Bit 7(WDTE) :	= 1, Enable Watchdog timer.
	= 0, Disable Watchdog timer.

• Interrupt Mask Register: FF

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	WDTIE				EXIE	PBIE	TOIE

The FF register is both readable and writable.

* Bit 0 (T0IE) :	= 1, Enable the Timer0 overflow interrupt.
	= 0, Disable the Timer0 overflow interrupt.
* Bit 1 (PBIE) :	= 1, Enable the PortB input change interrupt.
	= 0, Disable the PortB input change interrupt.
* Bit 2 (EXIE) :	= 1, Enable the External INT pin interrupt.
	= 0, Disable the External INT pin interrupt.

* Bit 3 ~ 5 : Not used.



* Bit 6 (WDTIE) : If the watchdog interrupt function is enabled by programming configuration word,

- = 1, Enable watchdog interrupt.
- = 0, Disable watchdog interrupt.

* Bit 7 : Not used.

3.3 Special Function Registers (Addressed by SFUN, SFUNR Instruction)

• IR Control register: S6


Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IR Clock (Fosc) Input					0: High Carry output	IR Output	IR function
Frequency Selection					1: Low Carry output	Frequency	0: Disable
0: 455KHz						Secection	1: Enable
1: 3.58MHz						0: 38K Hz	
						1: 57K Hz	

* The S6 register is only writable.

* If Bit0 is set "1" to enable IR function, the IR / PB1 pin will be auto configured to output mode and output the data of PortB bit1 in IR function mode.

* The "High Carry Output " means to output high data with IR carry to IR / PB1 pin and the "Low Carry Output " is the opposite.

FIGURE 3.3: Timing Chart of IR Carry Output



• Table High-Order Byte Pointer register (TBHP): S7

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						D1	D0

* The S7 register is both readable and writable.

* The content of TBHP will associate with ACC to be loaded into PC bits< 9:0 > when program executes CALLA or GOTOA instruction. Additionally, the TBHP register is used for high part address to access ROM code data in executing the TABLE instruction.

• Table High-Order Byte Data register (TBH): S8

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		D5	D4	D3	D2	D1	D0

* The S8 register is only readable.

* Move the high byte of the addressed ROM code to TBH register by TABLE instruction.



3.4 RESET

This device may be reset in one of the following events:

- (1) Power-on Reset: At power-up, this device will be kept in a reset condition until the power voltage on Reset pin has reached a logic high level.
- (2) Reset pin is "LOW" state input (if Reset pin is configured as reset function.).
- (3) WDT time-out reset (if WDT is enabled and WDT reset function is enabled.).
- (4) Low voltage reset (if Low voltage function is enabled.).

The contents of registers after reset are listed below:

Address	Register	Power-On Reset	Reset or WDT Reset
00h	INAR	xxxx xxxx	uuuu uuuu
01h	Timer0	xxxx xxxx	uuuu uuuu
02h	PCL	0000 0000	0000 0000
03h	STATUS	0001 1xxx	#00# #uuu
04h	FSR	11xx xxxx	11uu uuuu
06h	PortB	xxxx xxxx	uuuu uuuu
0Fh	Interrupt Status Register	-0000	-0000
10h-3Fh	General Storage Register	xxxx xxxx	uuuu uuuu
N/A	ACC	xxxx xxxx	uuuu uuuu
N/A	TOMODE	0011 1111	0011 1111
N/A	Control PortB I/O Reg (F6)	1111 1111	1111 1111
N/A	PortB Input Change Interrupt Control Register (F9)	1111 1111	1111 1111
N/A	Prescaler of Timer0 and WDT Register (FA)	1111 1111	1111 1111
N/A	Pull Down Control Register (FB)	1111 1111	1111 1111
N/A	Open Drain Control Register (FC)	0000 0000	0000 0000
N/A	Pull High Control Register (FD)	1111 1111	1111 1111
N/A	System Control Register (FE)	101- 00	101- 00
N/A	Interrupt Mask Register (FF)	-0000	-0000
N/A	IR Control register (S6)	0000	0000
N/A	Table High-Order Byte Pointer register (S7)	xx	uu
N/A	Table High-Order Byte Data register (S8)	xx xxxx	uu uuuu

Note: x = unknown, u = unchanged, - = unimplemented, # = see the following table



TO / PD status after Reset:

Condition	Status: bit 7	Status: bit 4	Status: bit 3	
	RST	то	PD	
Power-on Reset	0	1	1	
Reset pin Reset (Non-SLEEP)	0	u	u	
Reset pin Wake-up Reset or Interrupt	0	1	0	
Wake-up from SLEEP	0	I	0	
WDT Reset (Non-SLEEP)	0	0	1	
WDT Wake-up Reset from SLEEP	0	0	0	
PortB Input Change Interrupt Wake-up	1	1	0	
from SLEEP	I	I	0	

Note: u = unchanged


TO / PD status is affected by events:

Front	Status: bit 4	Status: bit 3
Event	то	PD
Power-on	1	1
SLEEP instruction	1	0
CLRWDT instruction	1	1
WDT Time-out when WDT reset is enabled	0	u

Note: u = unchanged

WDT wake-up from sleep mode: Executing the SLEEP instruction can force this device entering into sleep mode (power saving mode). While system is in sleep mode, the WDT is cleared but keeps running. This device can be awakened by WDT time-out when WDT reset function is enabled or reset input on Reset pin.

The following figure is power-on reset circuit for slow VDD power-up:



- It is recommended the R value should be not greater than 40k ohms to make sure the voltage of RSET pin can meet specification.
- The R1 value = 100 ohms ~ 1K ohms will prevent high current, ESD or Electrical Overstress flowing into RESET pin.
- The diode helps discharge quickly when power down.



3.5 I/O Ports


The Port B is Bi-directional tri-state I/O ports. Port B is 8-pins I/O port. The Pin function of PB3 / Reset will be decided by Bit13 of the Configuration Word. If this bit is set "1", the PB3 / Reset Pin will be assigned to Reset function (Default) and forced as input; if this bit is cleared to "0", the PB3 / Reset Pin will be assigned to digital I/O function.

The Bit[2:0] of the Configuration Word can select oscillator mode. Besides, these bits can decide the pin function of PB5 and PB4.

The I/O Mode Register F6 (Port B) can configure these I/O pins as output or input. The Pull Down Control Register FB can enable corresponding internal pull-down of PB3 ~ PB0, PB7 ~ PB4. The Open Drain Control Register FC can enable open drain function of PB7 ~ PB4 and PB2 ~ PB0. The Pull High Control Register FD can enable internal pull-high of PB7 ~ PB4 and PB2 ~ PB0.

Setting PortB Input Change Interrupt Control Register F9 can enable input Status Change Interrupt / Wake-up function.

PB0 also provide an external interrupt function by setting the EIS bit of the System Control Register FE. If the external interrupt function is enabled, the PB0 Input change interrupt function will be disabled automatically.








FIGURE 3.5: PB1, PB2, PB4~PB7 Equivalent Circuit (Pull-down, pull-high and open-drain are not shown

in the figure)





FIGURE 3.6: PB3 Equivalent Circuit (Pull-down, pull-high and open-drain are not shown in the figure)





3.6 Real Time Clock (TIMER0) and Watchdog Timer

3.6.1 Timer0

Timer0 is an 8-bit timer / counter. The clock source of Timer0 can be from the internal clock or by an external clock source presented at the RTCC pin.

To select the internal clock source, bit 5 of the T0MODE register should be reset. In this mode, Timer0 will increase by 1 in every instruction cycle (without prescaler).

To select the external clock source, bit 5 of the T0MODE register should be set. In this mode, Timer0 will increase by 1 on every falling or rising edge of RTCC pin, which is controlled by bit 4 of T0MODE register.

3.6.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator. This RC oscillator is separated from the RC oscillator of the OSCI pin. That means the WDT will keep running even when the oscillator driver is turned off, such as in sleep mode. During normal operation or in sleep mode, a WDT time-out will cause the device reset and the TO bit (bit 4 of STATUS register) will be cleared.

Without prescaler, the WDT time-out period is 18ms. This period can be increased by using the prescaler. The division ratio of prescaler is up to 1:128. Thus, the longest time-out period is approximately 2.3s.

3.6.3 Prescaler

The 8-bit prescaler may be assigned to either the Timer0 or the WDT through the PSC bit (bit 3 of the T0MODE register). Setting this bit assigns the prescaler to the WDT. Resetting this bit assigns the prescaler to the Timer0. The PS2:PS0 bits determine the prescale ratio. When assigned to Timer0, the prescaler will be cleared by instructions which write to Timer0 Register. A CLRWDT instruction will clear the WDT and prescaler when assigned to WDT. The prescaler cannot be assigned to both the Timer0 and WDT simultaneously.

3.6.4 Switching Prescaler Assignment

CLRWDT

The prescaler switch can be assigned by software control. To avoid an unintended RESET, the following program rule must be observed when changing the prescaler assignment from Timer0 to WDT:


MOVIA b'xxxx1xxx' CLRR TIM0 T0MODE



A CLRWDT instruction should be executed before changing the prescaler assignment from WDT to Timer0:

CLRWDT MOVIA b'xxxx0xxx' T0MODE

FIGURE 3.7: Block Diagram of Timer0 and WDT



3.7 Oscillator Configuration

This device supports six oscillator modes. The user can program the three Bit[2:0] of configuration word to select appropriate mode. These oscillator modes offered as:


- IRC: Internal Resistor and Capacitor oscillator.
- EXT-R: External Resistor and internal Capacitor oscillator.
- LF-XTAL: Low frequency crystal oscillator.
- XTAL: Standard crystal oscillator.
- HF-XTAL: High frequency crystal oscillator.
- ERC: External Resistor and Capacitor oscillator.



3.7.1 IRC Mode

The Internal Resistor and Capacitor mode (IRC) can be enabled by setting Bit[2:0] of configuration word and program Bit[5:3] to select output frequency of internal oscillator.


In IRC mode, PB5 / Xin / Rin pin will be assigned to PB5 digital I/O, PB4 / Xout pin will be assign to PB4 digital I/O or output instruction clock depend on the selection of configuration word Bit[2:0].



3.7.2 EXT-R Mode

In EXT-R mode adopts External resistor and internal capacitor to create oscillator so PB5 / Xin / Rin pin need to connect to Rext by setting Bit[2:0] and Bit[5:3] of configuration word to enter EXT-R mode and select oscillator frequency. Resistance value of Rext can be tuned to produce more precise oscillator's frequency. The recommended value of Rext is 200K.

In EXT-R mode, PB4 / Xout pin will output instruction clock.





3.7.3 LF-XTAL, XTAL, HF-XTAL Mode

AM8EB series provide LF-XTAL, XTAL and HF-XTAL for different frequency crystal or ceramic oscillator. In these mode, a crystal or ceramic resonator is connected to Xin pin and Xout pin to create oscillation, refer to the specification of crystal or ceramic resonator to adopt appropriate C1, C2 or RS value.





TABLE 3.2: Capacitor Value for Crystal (VDD = 3V)

		-	
Mode	Freq.	C1 (pF)	C2 (pF)
	20 MHz	5 ~ 10	5 ~ 10
HF-XTAL	16 MHz	5 ~ 10	5 ~ 10
	10 MHz	5 ~ 20	5 ~ 20
	8 MHz	5 ~ 20	5 ~ 20
XTAL	4 MHz	5 ~ 30	5 ~ 30
ATAL	1 MHz	5 ~ 30	5 ~ 30
	455 KHz	10 ~ 100	10 ~ 100
LF-XTAL	100 KHz	5 ~ 20	5 ~ 20
	32.768 KHz	5 ~ 30	5 ~ 30

In LF-XTAL, XTAL or HF-XTAL mode, the Xin pin can be driven directly by an external clock source.





3.7.4 ERC Mode

The oscillator frequency of External Resistor and Capacitor Oscillator mode (ERC) will be influenced by the value of Rext, Cext, the supply voltage and the working temperature. In addition to these, the frequency will slightly vary between different chips due to the variation of manufacturing process parameter.

In order to keep stable oscillator frequency, the value of Rext should be less than 1M ohm, the value of Cext should be greater than 20pF. In ERC mode, PB4 / Xout pin will output instruction clock.




TABLE 3.3: ERC Oscillator Frequency Table

Cext	Rext	OSC @ 3V	OSC @ 5V
	3.3 K	4.07 MHz	4.49 MHz
20 pF	5.1 K	3.08 MHz	3.19 MHz
20 pF -	10 K	1.82 MHz	1.76 KHz
	100 K	227 KHz	201 KHz
	3.3 K	1.84 MH z	1.8 MHz
100 pE	5.1 K	1.29 MHz	1.22 MHz
100 pF -	10 K	703 KHz	640 KHz
	100 K	79 KHz	69 KHz
	3.3 K	915 KHz	848 KHz
200 pE	5.1 K	622 KHz	567 KHz
300 pF -	10 K	328 KHz	293 KHz
	100 K	35 KHz	30.7 KHz



3.8 Interrupts

The AM8EB051A has four sources of interrupt:

- Timer0 overflow
- PB input change
- External Interrupt Pin
- Watchdog time out Interrupt (If the function is enabled by setting the configuration word.).

Interrupt Status Register (R0F) is the interrupt flag register that recodes the interrupt requests in the relative flags. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. Individual interrupts can be enabled / disabled through their corresponding enable bits in Interrupt Mask Register.

When one of the interrupt occurs, the next instruction will be fetched from address 008H. Once in the interrupt service routine, the source of an interrupt can be determined by polling Interrupt Status Register (R0F). The interrupt flag bit must be cleared by program before leaving the interrupt service routine and before interrupts are enabled to avoid recursive interrupts. The RETFIE instruction exits the interrupt routine and enables the global interrupt.

The flag bit (except PBIF bit) in Interrupt Status Register is set by interrupt event regardless of the status of its mask bit or the execution of ENI. Reading the Interrupt Status Register will be the logic AND of the Interrupt Status Register and Interrupt Mask Register.

When an interrupt is generated by the INT instruction, the next instruction will be fetched from address 001h.

3.8.1 External INT Interrupt

External interrupt on INT pin is rising or falling edge triggered can be selected by INTEDG bit of TOMODE Register. When a valid edge appears on the INT pin, then the flag bit EXIF of the Interrupt Status Register is set. Clearing the EXIE bit of Interrupt Mask Register can disable this interrupt.

3.8.2 Timer0 Interrupt

An overflow (FFh \rightarrow 00h) in the Timer0 register will set the flag bit T0IF. Clearing T0IE bit of the Interrupt Mask Register can disable this interrupt.

3.8.3 Port B Input Change Interrupt

An input change on PB<7:0> will set the flag bit PBIF. Clearing PBIE bit of the Interrupt Mask Register can disable this interrupt.

Setting the PortB Input Change Interrupt Control Register (F9) can enable the PortB Input Change Interrupt individually. Reading PortB is necessary before the port B input change interrupt is enabled. When the pin is configured as output or PB0 pin is assigned as INT pin, the Input Change Interrupt function will be disabled. Additionally, the PB5 / Xin / Rin pin, PB4 / Xout pin and RB3 / Reset pin must be on digital I/O mode for PortB Input Change interrupt function.



3.8.4 Watchdog Timer out Interrupt

Programming configuration word can enable the watchdog interrupt function. If this function is enabled, a WDT time-out will set the flag bit WDTIF. Clearing WDTIE bit of the Interrupt Mask Register can disable this interrupt.

3.9 Power-Down Mode (Sleep)

Executing a SLEEP instruction enters power-down mode. When SLEEP instruction is executed, the PD bit of Status register will be cleared, the TO bit will be set, the Watchdog Timer will be cleared and keeps running, and the oscillator driver is turned off. All I/O pins maintain the status they had before the SLEEP instruction was executed.

3.9.1 Wake-up from SLEEP Mode

The device can wake-up from SLEEP mode through one of the following events.

- (1) External reset input on Reset pin.
- (2) WDT time-out reset or WDT time-out interrupt (depends on which one is enabled by setting configuration word.).
- (3) Interrupt from RB0 / NT pin, or PortB change interrupt (if enabled).

External reset input on Reset pin and WDT time-out reset will cause a device reset. The PD and TO bits can be used to determine the cause of device reset. The PD bit is set on power-up and is cleared when SLEEP instruction is executed. The TO bit is cleared if a WDT reset occurred.

An interrupt event is intended to wake-up the device, the corresponding interrupt function should be enabled before SLEEP. If ENI is executed before SLEEP, the program will branch to the interrupt address (008h) after wake-up. If DISI is executed before SLEEP, the device will continue execution at the instruction next to SLEEP instruction after wake-up.



3.10 Configuration Word

Bit	Name	Function	
		= 000, <u>EXT-R</u> mode (External resistor and internal capacitor), PB5 / Xin / Rin pin will connect to Rext and PB4 / Xout pin will output instruction clock.	
		= 001, <u>IRC</u> mode (Internal RC), PB5 / Xin / Rin pin will be assigned to PB5 and PB4 / Xout pin will output instruction clock.	
2,1,0	Fosc<2:0>	= 011, <u>IRC</u> mode (Internal RC), PB5 / Xin / Rin pin will be assigned to PB5 and PB4 / Xout pin will be assigned to PB4.	
		= 100, <u>LF-XTAL</u> mode.	
		= 101, <u>XTAL</u> mode.	
		= 110, <u>HF-XTAL</u> mode.	
		= 111, <u>ERC</u> mode (External RC), PB4 / Xout pin will output instruction	
		clock (Default).	
		IRC / EXT-R frequency selection	
		= 000, IRC= 20MHz.	
		= 001, IRC= 16MHz.	
		= 010, IRC= 8MHz.	
5,4,3	IEF<2:0>	= 011, IRC= 4MHz.	
		= 100, IRC= 2MHz.	
		= 101, IRC= 1MHz.	
		= 110, IRC= 455KHz.	
		= 111, IRC= 32KHz <i>(Default)</i> .	
6		= 1, Watchdog Timer enable <i>(Default)</i> .	
6	WDTEN	= 0, Watchdog Timer disable.	
7		= 1, Watchdog Timer reset enable (Default).	
7	WDTREN	= 0, Watchdog Timer interrupt enable.	
		Instruction period selection	
8	CLK	= 1, four oscillator periods (<i>Default</i>).	
		= 0, two oscillator periods.	





Bit	Name	Function
		Precise Low voltage reset selection
		= 001, enable, LVR voltage= 2.0V.
		= 010, enable, LVR voltage= 2.6V.
11 10 0	LVR<2:0>	= 011, enable, LVR voltage= 2.8V.
11,10,9	LVR<2.0>	= 100, enable, LVR voltage= 3.2V.
		= 101, enable, LVR voltage= 3.6V.
		= 110, enable, LVR voltage= 4.3V.
		= 111, disable <i>(Default)</i> .
		Pin Function Selection of PB3 / Reset
10		= 1, assigned to Reset function and force PB3 / Reset to input Pin
12	PB3ENB	(Default).
		= 0, assigned to PB3 digital I/O function.
10	Codo protoct	= 1, EPROM unprotected (Default).
13	Code-protect	= 0, EPROM protected.





4. Instruction Set

AM8EB051A include total 55 instructions, a	and summarized in the following table.
--	--

Mnemonic Operands	Description	Cycles	Instruction Code	Status Affected
NOP	No operation	1	00 0000 0000 0000	-
SLEEP	Go into standby mode	1	00 0000 0000 0001	TO, PD
CLRWDT	Clear Watchdog Timer	1	00 0000 0000 0010	TO, PD
TOMODE	Load T0MODE Register	1	00 0000 0000 0011	-
ENI	Enable Interrupt	1	00 0000 0000 0100	-
IOST F	Load IOST Register	1	00 0000 0000 ffff	-
RET	Return from subroutine	2	00 0000 0001 0000	-
RETIE	Return from interrupt, Enable Interrupt	2	00 0000 0001 0001	-
DAA	Decimal Adjust ACC	1	00 0000 0001 0010	С
DISI	Disable Interrupt	1	00 0000 0001 0011	-
TOMODER	Move T0MODE Register to ACC	1	00 0000 0001 0100	-
IOSTR F	Move IOST Register to ACC	1	00 0000 0001 ffff	-
SFUN S	Load SFUN Register	1	00 0000 0010 ssss	-
SFUNR S	Move SFUN Register to ACC	1	00 0000 0011 ssss	-
MOVAR R	Move ACC to R	1	00 0000 lrrr rrrr	-
MOVR R, d	Move R	1	00 0001 drrr rrrr	Z
CLRA	Clear ACC	1	00 0010 0000 0000	Z
INT	S/W interrupt	3	00 0010 0001 0000	-
TABLEA	Read ROM Code to TBH and ACC	2	00 0010 0001 0001	-
CALLA	Call subroutine	2	00 0010 0001 0010	-
GOTOA	Unconditional branch	2	00 0010 0001 0011	-
CLRR R	Clear R	1	00 0010 1rrr rrrr	Z
ADDAR R, d	Add ACC and R	1	00 0011 drrr rrrr	C, DC, Z
SUBAR R, d	Subtract ACC from R	1	00 0100 drrr rrrr	C, DC, Z
INCR R, d	Increment R	1	00 0101 drrr rrrr	Z
DECR R, d	Decrement R	1	00 0110 drrr rrrr	Z
COMR R, d	Complement R	1	00 0111 drrr rrrr	Z
ANDAR R, d	AND ACC with R	1	00 1000 drrr rrrr	Z
IORAR R, d	Inclusive OR ACC with R	1	00 1001 drrr rrrr	Z
XORAR R, d	Exclusive OR ACC with R	1	00 1010 drrr rrrr	Z
RRR R, d	Rotate right R	1	00 1011 drrr rrrr	С



Mnemonic Operands	Description	n	Cycles	Instruction Code	Status Affected
RLR R, d	Rotate left R		1	00 1100 drrr rrrr	С
SWAPR R, d	Swap halves R		1	00 1101 drrr rrrr	-
INCRSZ R, d	Increment R, Skip if 0		1 or 2(skip)	00 1110 drrr rrrr	-
DECRSZ R, d	Decrement R, Skip if 0		1 or 2(skip)	00 1111 drrr rrrr	-
RETIA I	Return, place immediate	in A	2	01 0000 iiii iiii	-
MOVIA I	Move immediate to ACC		1	01 0001 iiii iiii	-
ANDIA I	AND immediate with ACC	2	1	01 0010 iiii iiii	Z
IORIA I	Inclusive OR immediate	with ACC	1	01 0011 iiii iiii	Z
XORIA I	Exclusive OR immediate	with ACC	1	01 0100 iiii iiii	Z
ADDIA I	Add ACC and immediate		1	01 0101 iiii iiii	C, DC, Z
ADCIA I	Add ACC and immediate	with Carry	1	01 0110 iiii iiii	C, DC, Z
SUBIA I	Subtract ACC from imme	diate	1	01 0111 iiii iiii	C, DC, Z
SBCIA I	Subtract ACC and Carry from immediate		1	01 1000 iiii iiii	C, DC, Z
CALL I	Call subroutine		2	01 1001 iiii iiii	-
GOTO I	Unconditional branch		2	01 101i iiii iiii	-
ADCAR R, d	Add ACC and R with Car	ry	1	01 1100 drrr rrrr	C, DC, Z
SBCAR R, d	Subtract ACC and Carry	from R	1	01 1101 drrr rrrr	C, DC, Z
CMPAR R	Compare R with ACC		1	01 1110 1rrr rrrr	C, Z
BCR R, bit	Clear bit in R		1	10 11bb brrr rrrr	-
BSR R, bit	Set bit in R		1	10 10bb brrr rrrr	-
BTRSC R, bit	Test bit in R and skip if cl	ear	1 or 2(skip)	10 01bb brrr rrrr	-
BTRSS R, bit	Test bit in R and skip if se	ət	1 or 2(skip)	10 00bb brrr rrrr	-
LCALL I	Call subroutine		2	11 Oiii iiii iiii	-
LGOTO I	Unconditional branch		2	11 liii iiii iiii	-
Legend:	b : Bit position	WDT : Watchdo	g Timer	R : Register address	
	i : Immediate data	ACC : Accumula	ator	T0MODE : T0MODE regist	er
	PD : Power down flag TO : Time overf		low bit	IOST : I/O port control regi	ster
	Z : Zero flag	C : Carry flag		DC : Digital carry flag	
	l:(i7 i6 i5 i4 i3 i2 i1 i0)	R : (r ₆ r ₅ r ₄ r ₃ r ₂ r ₁	r ₀)	F : (f ₃ f ₂ f ₁ f ₀) 5~f	
	S : (s ₃ s ₂ s ₁ s ₀)				
	d	0 1		: Destination	
		If d is "O" the re	oult in star	ad in the ACC register	

If d is "0", the result is stored in the ACC register. If d is "1", the result is stored back in register R.



ADCAR (Add ACC and R with Carry)

Syntax:	ADCAR R, d
Operands:	0≤ R≤ 127
	d∈[0,1]
Operation:	ACC + R + C \rightarrow dest
Status Affected:	C, DC, Z
Description: Add	the contents of the ACC register and register
'R' w	vith Carry. If 'd' is 0, the result is stored in the
ACC	register. If 'd' is '1', the result is stored back in
regis	ster 'R'.

ADDIA (Add ACC and Immediate)

	Syntax:	ADDIA I
	Operands:	$0 \le 1 \le 255$
	Operation:	$ACC + I \rightarrow ACC$
	Status Affected:	C, DC, Z
	Description: Add	the contents of the ACC register with the 8-bit
d register	imm	ediate 'I'. The result is placed in the ACC
red in the	regi	ster.
ed back in	Cycles: 1	

Cycles: 1

ADCIA (Add ACC and Immediate with Carry)		ANDAR (AND ACC and R)	
Syntax:	ADCIA I	Syntax:	ANDAR R, d
Operands:	0≤ I ≤ 255	Operands:	0≤ R≤ 127
Operation:	$ACC + I + C \rightarrow ACC$		d∈[0,1]
Status Affected:	C, DC, Z	Operation:	ACC and R \rightarrow dest
Description: Add	Description: Add the contents of the ACC register and the 8-bit		Z
imm	ediate 'I' with Carry. The result is placed in the	Description: The	e contents of the ACC register are AND'ed with
ACC	C register.	reg	ister 'R'. If 'd' is 0, the result is stored in the
Cycles: 1		AC	C register. If 'd' is '1', the result is stored back in
		reg	ister 'R'.

ADDAR (Add ACC and R)		ANDIA (AND Immediate with ACC)	
Syntax:	ADDAR R, d	yntax:	ANDIA I
Operands:	0≤ R≤ 127	Operands:	$0 \le 1 \le 255$
	d∈[0,1]	Operation:	ACC AND I → ACC
Operation:	ACC + R \rightarrow dest	Status Affected:	Z
Status Affected:	C, DC, Z	Description: The	e contents of the ACC register are AND'ed with
Description: Ad	d the contents of the ACC register and register	the	8-bit immediate 'I'. The result is placed in the
'R'.	. If 'd' is 0, the result is stored in the ACC	AC	C register.
reg	ister. If 'd' is '1', the result is stored back in	Cycles: 1	
reg	jister 'R'.		



BCR (Clear Bit in R)

Syntax:	BCR R, b
Operands:	0≤ R≤ 127
	$0 \le b \le 7$
Operation:	$0 \rightarrow R < b >$
Status Affected:	None
Description: Clea	r bit 'b' in register 'R'.
Cycles: 1	

BTRSS (Test Bit in R, Skip if Set)

Syntax:	BTRSS R, b		
Operands:	0≤ R≤ 127		
	$0 \le b \le 7$		
Operation:	Skip if R = 1		
Status Affected:	None		
Description: If bit	'b' in register 'R' is '1', the next instruction is		
skipp	bed. If bit 'b' is '1', the next instruction fetched		
durir	ng the current instruction execution, is		
disca	arded and a NOP is executed instead, making		
this	a 2-cycle instruction.		
O (1)			

Cycles: 1(2)

CALL (Call Subroutine)

Syntax:	CALLI
Operands:	0≤ l ≤255
Operation:	PC +1 \rightarrow Top of Stack;
	Status<5> → PC<9>
	" 0 " → PC<8>
	I → PC<7:0>

Status Affected: None

Description: Subroutine call. First, return address (PC+1) is pushed onto the stack. The 8-bit immediate address is loaded into PC bits <7:0>. The Status <5> load into PC<9>, PC<8> is cleared. CALL is a two-cycle instruction.

Cycles: 2

BSR (Set Bit in R)

Syntax:	BSR R, b
Operands:	$0 \le R \le 127$
	$0 \le b \le 7$
Operation:	1 → R
Status Affected:	None
Description: Set I	oit 'b' in register 'R'.
Cycles: 1	

BTRSC (Test Bit in R, Skip if Clear)

Syntax:	В	TRSC	R, b			
Operands:	0≤	≤ R≤ 1	27			
	0	≤ b≤7				
Operation:	SI	kip if F	R = 0			
Status Affected	: N	one				
Description: If	bit 'b	' in re	gister 'R'	is 0, the nex	kt instruction	ı is
sk	ippec	I. If bi	it 'b' is 0,	the next inst	ruction fetch	led
du	iring	the	current	instruction	execution	is
dis	scard	ed, ar	nd a NOP	is executed	instead mak	ing
thi	s a 2	-cycle	e instructio	on.		

Cycles: 1(2)



CALLA (Call Subroutine) CLRWDT (Clear Watchdog Timer) CALLA CLRWDT Syntax: Syntax: Operands: None Operands: None PC +1 \rightarrow Top of Stack; Operation: $00h \rightarrow WDT;$ Operation: {[TBHP], [ACC]}→ PC< 9:0 > $00h \rightarrow WDT$ prescaler (if assigned); Status Affected: None $1 \rightarrow TO;$ Description: Subroutine call. First, return address (PC+1) is 1→ PD pushed onto the stack. The content of TBHP and Status Affected: TO, PD ACC is loaded into PC bits < 9:0 >. CALLA is a Description: The CLRWDT instruction resets the WDT. It also two-cycle instruction. resets the prescaler if the prescaler is assigned to Cycles: 2 the WDT and not Timer0. Status bits TO and PD are set. Cycles: 1

CLRA (Clear	ACC)	COMR (Comp	lement R)
Syntax:	CLRA	Syntax:	COMR R, d
Operands:	None	Operands:	0≤ R≤ 127
Operation:	$00h \rightarrow ACC;$		d∈[0,1]
	1 → Z	Operation:	$\sim R \rightarrow dest$
Status Affected:	Z	Status Affected:	Z
Description: The	e ACC register is cleared. Zero bit (Z) is set.	Description: The	e contents of register 'R' are complemented. If
Cycles: 1		ʻd' is	s 0, the result is stored in the ACC register. If 'd'
		is 1	, the result is stored back in register 'R'.

Cycles: 1

CMPAR (Compare ACC and R)

CLRR (Clear R)

Syntax:	CLRR R	Syntax:	CMPAR R
Operands:	$0 \le R \le 127$	Operands:	0≤ R≤ 127
Operation:	$00h \rightarrow R;$	Operation:	R - ACC
	1 → Z	Status Affected:	C, Z
Status Affected:	Z	Description: Con	npare ACC and R. Subtract (2's complement
Description: The	contents of register 'R' are cleared and the ${\sf Z}$	met	hod) the ACC register from register 'R' that will
bit i	s set.	not	change the content of ACC and R.
Cycles: 1		Cycles: 1	



DAA (Adjust ACC's data format from HEX to DEC)

Syntax:	DAA	Syntax: DISI
Operands:	None	Operands: None
Operation:	If [ACC<3:0> > 9] or [DC=1] then A<3:0> +	Operation: $0 \rightarrow INT;$
	$6 \rightarrow ACC < 3:0>;$	Status Affected: None
	If [ACC<7:4 > > 9] or [C=1] then A<7:4> + 6	Description: Disable global interrupt.
	→ ACC<7:4>	Cycles: 1
Status Affected:	С	

Description: Convert the ACC data from hexadecimal to decimal format after addition operation and restored to ACC. DAA instruction must be placed at the next Instruction of addition operation.

Cycles: 1

DECR (Decrement R)

Syntax:	DECR R, d
Operands:	$0 \le R \le 127$
	d∈[0,1]
Operation:	R - 1 \rightarrow dest
Status Affected:	Z

Description: Decrement register 'R'. If 'd' is 0, the result is Cycles: 1 stored in the ACC register. If 'd' is 1, the result is stored back in register 'R'.

Cycles: 1

DECRSZ (Dec	rement R, Skip if 0)	<u>GOTO (Uncon</u>	ditional Branch)
Syntax:	DECRSZ R, d	Syntax:	GOTO I
Operands:	$0 \le R \le 127$	Operands:	0≤ I ≤511
	d∈[0,1]	Operation:	Status<5> → PC<9>
Operation:	R - 1 \rightarrow dest; skip if result =0		I → PC<8:0>
Status Affected:	None	Status Affected:	None
Description: The	contents of register 'R' are decremented. If 'd'	Description: GO	TO is an unconditional branch. The 9-bit
is 0,	the result is placed in the ACC register. If 'd' is	imm	nediate address is loaded into PC bits <8:0>.
1, tł	ne result is placed back in register 'R'. If the	PC<	<9> is loaded from the Status <5>. GOTO is a
resu	It is 0, the next instruction which is already	two	-cycle instruction.
fetcl	hed is discarded and a NOP is executed	Cycles: 2	
inste	ead making it a two-cycle instruction.		

Cycles: 1(2)

Description: Enable global interrupt.

DISI (Disable Interrupt)

ENI (Enable Interrupt)

Status Affected: None

ENI

None

 $1 \rightarrow INT;$

Syntax:

Operands:

Operation:



Syntax:	GOTOA
Operands:	None
Operation:	{[TBHP], [ACC]}→ PC< 9:0 >
Status Affected:	None
Description: GOT	OA is an unconditional branch. The content of
TBH	P and ACC is loaded into PC bits < 9:0 >.
GOT	OA is a two-cycle instruction.
Cycles: 2	

INT (S/W Interrupt)

Syntax:	INT
Operands:	None
Operation:	PC + 1 \rightarrow Top of Stack,
	001h → PC
Status Affected:	None
Description: Inter	rupt subroutine call. First, return address
(PC+	-1) is pushed onto the stack. The address
001h	is loaded into PC bits <9:0>.

Cycles: 3

INCR (Increment R)		IORAR (OR AG	CC with R)
Syntax:	INCR R, d	Syntax:	IORAR R, d
Operands:	0≤ R≤ 127	Operands:	0≤ R≤ 127
	d∈[0,1]		d∈[0,1]
Operation:	$R + 1 \rightarrow dest$	Operation:	ACC or R \rightarrow dest
Status Affected:	Z	Status Affected:	Z
Description: The	e contents of register 'R' are incremented. If 'd'	Description: Inclu	usive OR the ACC register with register 'R'. If
is 0, the result is placed in the ACC register. If 'd' is		ʻd' is	o the result is placed in the ACC register. If 'd'
1, the result is placed back in register 'R'.		is 1	the result is placed back in register 'R'.
Cycles: 1		Cycles: 1	

INCRSZ (Increment R, Skip if 0)

Syntax:		INCRSZ F	R, d	Syntax:
Operands:		0≤ R≤ 127	7	Operan
		d∈[0,1]		Operatio
Operation:		R + 1 →	dest, skip if result = 0	Status A
Status Affect	ed:	None		Descrip
Description:	The	contents o	f register 'R' are incremented. If 'd'	
	is 0,	the result i	s placed in the ACC register. If 'd' is	
	1, th	e result is	placed back in register 'R'. If the	Cycles:
	resu	lt is 0, the	e next instruction which is already	
	fetch	ned is dis	carded and a NOP is executed	
	inste	ad making	it a two-cycle instruction.	

IORIA (OR Immediate with ACC)

Syntax:	IORIAI
Operands:	$0 \le I \le 255$
Operation:	ACC or I \rightarrow ACC
Status Affected:	Z
Description: The	contents of the ACC register are OR'ed with
the 8	3-bit immediate 'l'. The result is placed in the
ACC	register.

s: 1



IOST (Load IOST Register)		LGOTO (Unco	onditional Branch)
Syntax:	IOST F	Syntax:	LGOTO I
Operands:	F = 5,6, 7f	Operands:	$0 \le I \le 2047$
Operation:	ACC \rightarrow IOST register F	Operation:	I → PC<10:0>
Status Affected:	None	Status Affected:	None
Description: IOS	T register 'F' (F= 5,6,7f) is loaded with the	Description: LG	OTO is an unconditional branch. The 11-bit
con	tents of the ACC register.	imr	nediate value is loaded into PC bits <10:0>.
Cycles: 1		LG	OTO is a two-cycle instruction.
		Cycles: 2	

IOSTR (Move IOST Register to ACC)		MOVAR (Move ACC to R)	
Syntax:	IOSTR F	Syntax:	MOVAR R
Operands:	F = 5,6, 7f	Operands:	0≤ R≤ 127
Operation:	IOST register F →ACC	Operation:	ACC \rightarrow R
Status Affected:	None	Status Affected:	None
Description: Mov	we the contents of IOST register 'F' (F= 5,6,7f)	Description: Mov	e data from the ACC register to register 'R'.
to ACC register.		Cycles: 1	
Cycles: 1			

LCALL (Call Subroutine)

Syntax:	LCALL I
Operands:	0≤ I ≤2047
Operation:	PC +1 \rightarrow Top of Stack;
	I → PC<10:0>
Status Affected:	None

Description: Subroutine call. First, return address (PC+1) is pushed onto the stack. The 11-bit immediate Cycles: 1 address is loaded into PC bits <10:0>. LCALL is a two-cycle instruction.

MOVIA (Move Immediate to ACC)

Syntax:	ΜΟΥΙΑΙ
Operands:	$0 \le 1 \le 255$
Operation:	I→ ACC
Status Affected:	None
Description: The	8-bit immediate 'I' is loaded into the ACC
regi	ster. The don't cares will assemble as 0s.
Cycles: 1	



MOVR (Move R)

Syntax:	MOVR R, d
Operands:	0≤ R≤ 127
	d∈[0,1]
Operation:	$R \rightarrow dest$

Status Affected: Z

Description: The contents of register 'R' are moved to destination 'd'. If 'd' is 0, destination is the ACC register. If 'd' is 1, the destination is file register 'R'. 'd' is 1 is useful to test a file register since status flag Z is affected.

RETIA (Return with Immediate in ACC)

Syntax:	RETIAI
Operands:	$0 \le 1 \le 255$
Operation:	$I \rightarrow ACC;$
	Top of Stack \rightarrow PC
Status Affected:	None
Description: The	ACC register is loaded with the 8-bit
imm	ediate 'I'. The program counter is loaded from
the	top of the stack (the return address). This is a

two-cycle instruction.

Cycles: 1

Cycles: 2

NOP (No Operation)

Syntax:	NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description: No c	peration.
Cycles: 1	

RET (Return from Subroutine)

Cycles: 2

Syntax:	RET
Operands:	None
Operation:	Top of Stack \rightarrow PC
Status Affected:	None
Description: The	program counter is loaded from the top of the
stac	k (the return address). This is a two-cycle
instr	uction.
Cycles: 2	

RETIE (Return from Interrupt, Enable Interrupt)

Syntax:	RETIE	
Operands:	None	
Operation:	Top of Stack \rightarrow PC	
Status Affected:	None	
Description: The program counter is loaded from the top of the		
stack (the return address) and enable Interrupt		

function. This is a two-cycle instruction.

RLR (Rotate Left f through Carry)

Syntax:	RLR R, d		
Operands:	0≤ R≤ 127		
	d∈[0,1]		
Operation:	R<7> → C;		
	$R<6:0> \rightarrow dest<7:1>;$		
	$C \rightarrow dest<0>$		

Status Affected: C

Description: The contents of register 'R' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the ACC register. If 'd' is 1, the result is stored back in register 'R'.



RRR (Rotate Right f through Carry)

Syntax:	RRR R, d		
Operands:	0≤ R≤ 127		
	d∈[0,1]		
Operation:	$C \rightarrow dest < 7 >;$		
	$R<7:1> \rightarrow dest<6:0>;$		
	R<0> → C		
Status Affected: C			
Description: The contents of register 'R' are rotated one bit to			
the right through the Carry Flag. If 'd' is 0, the			
result is placed in the ACC register. If 'd' is 1, the			

result is placed back in register 'R'.

SFUN (Load SFUN Register)

Syntax:	SFUN S		
Operands:	S = 0,1,2		
Operation:	ACC \rightarrow SFUN register S		
Status Affected:	None		
Description: SFUN register 'S' (S=0,1,2) is loaded with the			
contents of the ACC register.			
Cycles: 1			

SBCAR (Subtract ACC and Carry from R)		SFUNR (Move	SFUN Register to ACC)
Syntax:	SBCAR R, d	Syntax:	SFUNR S
Operands:	0≤ R≤ 127	Operands:	S = 0,1,2
	d∈[0,1]	Operation:	SFUN register S →ACC
Operation:	$R - ACC - C \rightarrow dest$	Status Affected:	None
Status Affected:	C, DC, Z	Description: Mor	ve the contents of SFUN register 'S' (S=
Description: Sub	tract (2's complement method) the ACC and	0,1	,2…) to ACC register.
Car	ry register from register 'R'. If 'd' is 0, the result	Cycles: 1	
is s	tored in the ACC register. If 'd' is 1, the result is		
stor	ed back in register 'R'.	SLEEP (Enter	SLEEP Mode)
Cycles: 1		Syntax:	SLEEP
		Operands:	None
SBCIA (Subtra	act ACC and Carry from Immediate)	Operation:	$00h \rightarrow WDT;$
Syntax:	SBCIA I		$00h \rightarrow WDT$ prescaler;
Operands:	$0 \le 1 \le 255$		1 → TO;
Operation:	I - ACC - C→ ACC		0→ PD
Status Affected:	C, DC, Z	Status Affected:	TO, PD
Description: Sub	tract (2's complement method) the ACC	Description: Tim	ne-out status bit (TO) is set. The power-down
regi	ster and Carry from the 8-bit immediate 'I'. The	stat	tus bit (PD) is cleared. The WDT and its
result is placed in the ACC register.		pre	scaler are cleared. The processor is put into
Cycles: 1		SLE	EEP mode.
		Cycles: 1	
		20	Rev 1 10 2009/4/10



SUBAR (Subtract ACC from R)

Syntax:	SUBAR R, d		
Operands:	0≤ R≤ 127		
	d∈[0,1]		
Operation:	$R - ACC \rightarrow dest$		
Status Affected: C, DC, Z			
Description: Subtract (2's complement method) the ACC			
register from register 'R'. If 'd' is 0, the result is			

stored back in register 'R'.

TABLEA (Read ROM Code to TBH and ACC)

Syntax:	TABLEA
Operands:	None
Operation:	ROM code { [TBHP],[ACC] }<7:0> \rightarrow ACC
	ROM code { [TBHP],[ACC] }<13:8> → TBH
Status Affected:	None
Description: Mov	e the low byte of the addressed ROM code to
ACC	C and move the high byte of the addressed
ROM	A code to TBH.

Cycles: 2

Cycles: 1

SUBIA (Subtract ACC from Immediate)

Syntax:	SUBIA I
Operands:	$0{\leq}I{\leq}255$
Operation:	I-ACC → ACC

Status Affected: C, DC, Z

Description: Subtract (2's complement method) the ACC register from the 8-bit immediate 'I'. The result is placed in the ACC register.

stored in the ACC register. If 'd' is 1, the result is

TOMODE	(Load T0MOD	F Register)
TUNIODE		

Syntax:	TOMODE		
Operands:	None		
Operation:	ACC → T0MODE		
Status Affected:	None		
Description: The content of the ACC register is loaded into the			
TOM	ODE register.		
Cycles: 1			

Cycles: 1

SWAPR (Swap nibbles in R)		T0MODER (Move T0MODE Register to ACC)	
Syntax:	SWAPR R, d	Syntax:	TOMODER
Operands:	0≤ R≤ 127	Operands:	None
	d∈[0,1]	Operation:	T0MODE → ACC
Operation:	R<3:0> → dest<7:4>;	Status Affected:	None
	R<7:4> → dest<3:0>	Description: Mo	ve the content of T0MODE register to ACC
Status Affected: None		register.	
Description: The upper and lower nibbles of register 'R' are		Cycles: 1	
	exchanged. If 'd' is 0, the result is placed in ACC		
	register. If 'd' is 1, the result in placed in register		
	'R'.		



XORAR (Exclusive OR ACC with R)

Syntax:	XORAR R, d			
Operands:	0≤ R≤ 127			
	d∈[0,1]			
Operation:	ACC xor R \rightarrow	dest		
Status Affected:	Z			

Description: Exclusive OR the contents of the ACC register with register 'R'. If 'd' is 0, the result is stored in the ACC register. If 'd' is 1, the result is stored back in register 'R'.

Cycles: 1

XORIA (Exclusive OR Immediate with ACC)

Syntax:	XORIA I	
Operands:	$0{\leq}I{\leq}255$	
Operation:	ACC xor I \rightarrow	ACC
Status Affected:	Z	
Description: The	contents of the	ACC register are XOR'ed with
the 8	3-bit immediate	'l'. The result is placed in the
ACC	register.	



5. Electrical Characteristics

5.1 Absolute Maximum Rating

Symbol	Rating	Unit
Vdd~Vss	-0.5 ~ +6.0	V
Vin	Vss-0.3 < Vin < VDD+0.3	V
Vout	GND < Vout < VDD	V
Top (operating)	0 ~ +70	٥C
Tst (storage)	-65 ~ +150	٥C

5.2 DC Characteristics (Top = 25°C)

Symbol	Description	Description Condition		Тур.	Max.	Unit
Vdd1		20MHz at HF-XTAL	2.6	3	5.5	
Vdd2	Operating voltage range	4MHz at XTAL	2.2	3	5.5	V
Vdd3		32kHz at LF-XTAL	2.0	3	5.5	
Fue	HF-XTAL mode freq., VDD=5V				20	MHz MHz
Fнf —	HF-XTAL mode freq., VDD=3V	 Four oscillator periods 			20	
Fxt —	XTAL mode freq., VDD=5V				10	
	XTAL mode freq., VDD=3V	 Four oscillator periods 			10	
F . -	LF-XTAL mode freq., VDD=5V	– – – – –			400	KHz MHz
Flf —	LF-XTAL mode freq., VDD=3V	 Four oscillator periods 			400	
F == 0	ERC mode freq., VDD=5V				11.9	
Ferc -	ERC mode freq., VDD=3V	Rext=1Kohm; Cext=3.3pF			7.7	
	Input high voltage, VDD=5V	I/O port	2.0			-
		PB0 port	4.0			
		RTCC	4.0			
Vih		RESET	3.3			V
VIII		I/O port	1.5			v
	Input high voltage, VDD=3V	PB0 port	2.5			
	input high voltage, vbb=3v	RTCC	2.4			
		RESET	2			
		I/O port			1.0	-
	Input low voltage, VDD=5V	PB0 port			1.0	
	inpution voltage, vbb=ov	RTCC			1.0	
Vil		RESET			0.4	V
VII		I/O port			0.5	ľ
	Input low voltage, VDD=3V	PB0 port			0.5	
		RTCC			0.5	
		RESET			0.3	
Voh —	Output high voltage, VDD=5V	loh= -14mA	4.0			V
VOIT	Output high voltage, VDD=3V		1.6			
Vol	Output low voltage, VDD=5V	lol= 14mA			0.4	V
VOI	Output low voltage, VDD=3V				0.5	v
loh	I/O Port Output high current, VDD=5V	Voh= 4.0 V		-18		mA
loh	I/O Port Output high current, VDD=3V	Voh= 2.0 V		-12		




Symbol	Description	Condition		Тур.	Max.	Unit	
lol	I/O Port Output low current, VDD=5V	Vol= 1.0V		76			
101	I/O Port Output low current, VDD=3V	Vol= 1.0V		42			
lcol	PB1 / IR constant output low current, VDD=5V	Vol=1.0V		46	16		
	PB1 / IR constant output low current, VDD=3V	Vol=1.0V		42		mA	
	PB1 / IR constant output low current, VDD=2.4V	Vol=1.0V		41			
	Internal Pull-high current, VDD=5V			-55		_	
lil	Internal Pull-high current, VDD=3V	Input pin at Vss		-18		uA	
lih	Internal Pull-low current, VDD=5V			35			
lih	Internal Pull-low current, VDD=3V	Input pin at VDD		11		uA	
		Sleep mode, WDT enable		8			
	Power-down current, VDD=5V	Sleep mode, WDT disable		1			
Isb		Sleep mode, WDT enable		2		uA	
	Power-down current, VDD=3V	Sleep mode, WDT disable		1			
		20MHz		4.4			
	HF-XTAL, VDD=5V, 4 clock Instruction	16MHz		3.6		mA	
	(WDT enable)	10MHz		2.4			
		20MHz		2.6			
	HF-XTAL, VDD=3V, 4 clock Instruction	16MHz		2.1		mA	
	(WDT enable)	10MHz		1.4			
		8MHz		1.9			
	XTAL, VDD=5V, 4 clock Instruction (WDT enable)	4MHz		1.0		mA	
lon1		1MHz		604			
lop1		455KHz		388		uA	
		8MHz		1.1		mA	
	XTAL, VDD=3V, 4 clock Instruction	4MHz		575			
	(WDT enable)	1MHz		252		uA	
	-	455KHz		140		-	
	LF-XTAL, VDD=5V, 4 clock Instruction (WDT enable)	32.768KHz		31			
	LF-XTAL, VDD=3V, 4 clock Instruction (WDT disable)	32.768KHz		11		uA	
		20MHz		6.9			
		16MHz		5.5		m۸	
		8MHz		2.9		mA	
	IRC mode VDD=5V, 4 clock Instruction (WDT enable)	4MHz		1.7			
		2MHz		964			
		1MHz		604		uA	
lop2		455KHz		383		0/1	
		32.768KHz		51			
	-	20MHz		3.8			
		16MHz		3.8		mA	
		8MHz		1.7			
	IRC mode, VDD=3V, 4 clock Instruction	4MHz		984			
	(WDT enable)	2MHz		548			
		1MHz		327		uA	
						i i i i i i i i i i i i i i i i i i i	
		455KHz		196			



Symbol	Description		Condition		Min.	Тур.	Max.	Unit
		Cext	Rext	OSC Freq.				
			1K	F=11.9MHz		6.9		
			3.3K	F=6.7MHz		3.2	1	
		3.3p	5.1K	F=4.9MHz		2.3		- mA
		0.00	10K	F=2.8MHz		1.3		
			100K	F=344KHz		171	1	uA
			1K	F=9.3MHz		6		mA
			3.3K	F=4.5MHz		2.4		
		20p	5.1K	F=3.2MHz		1.7	1	
	ERC mode, VDD=5V, 4 clock Instruction		10K	F=1.7MHz		915	1	
	(WDT enable)		100K	F=201KHz		121	1	uA
	(1K	F=4.5MHz		4.3	1	mA
			3.3K	F=1.8MHz		1.5		
		100p	5.1K	F=1.2MHz		998		uA
			10K	F=640KHz		526		
			100K	F=69KHz		73		
			1K	F=2.3MHz		3.5		mA
			3.3K	F=848KHz		1.1		
		300p	5.1K	F=567KHz		750		uA
			10K	F=293KHz		392		
lop3			100K	F=31KHz		59		
	ERC mode, VDD=3V, 4 clock Instruction		1K	F=7.7MHz		3.3		mA uA
			3.3K	F=5.5MHz		1.7		
		3.3p	5.1K	F=4.4MHz		1.3		
			10K	F=2.8MHz		781		
			100K	F=382KHz		109		
			1K	F=6.5MHz		3.1		mA - uA
			3.3K	F=4.1MHz		1.4		
		20p	5.1K	F=3.1MHz		1		
			10K	F=1.8MHz		574		
			100K	F=227KHz		76		
	(WDT enable)		1K	F=3.9MHz		2.6		mA
			3.3K	F=1.8MHz		945		- uA
		100p	5.1K	F=1.3MHz		639		
			10K	F=703KHz		338		
			100K	F=78KHz		45		
			1K	F=2.3MHz		2.2		mA
			3.3K	F=915KHz		729		
		300p	5.1K	F=623KHz		484		uA
			10K	F=328KHz		253		uA
			100K	F=35KHz		35		1







6. Ordering Information

P/N	Package Type	Pin Count	Package Size				
AM8EB051A	Die	10	-				

Note: For more package information, please contact Alpha.